

CIS0016C1US
Bruce Wilford
ARCHITECTURE FOR HIGH SPEED CLASS
OF SERVICE ENABLED LINE CARD






FIG. Z


CIS0016C1US
Bruce Wilford
ARCHITECTURE FOR HIGH SPEED CLASS
OF SERVICE ENABLED LINE CARD




CIS0016CIUS
Bruce Wilford
ARCHITECTURE FOR HIGH SPEED CLASS
OF SERVICE ENABLED LINE CARD




5/31



CIS0016CIUS Bruce Wilford ARCHITECTURE FOR HIGH SPEED CLASS OF SERVICE ENABLED LINE CARD



7/31



CIS0016C1US
Bruce Wilford
ARCHITECTURE FOR HIGH SPEED CLASS
OF SERVICE ENABLED LINE CARD

8/31

#### **RX ASIC**




FIG. 8

CIS0016C1US
Bruce Wilford
ARCHITECTURE FOR HIGH SPEED CLASS
OF SERVICE ENABLED LINE CARD




FIG. 9

CIS0016CIUS
Bruce Wilford
ARCHITECTURE FOR HIGH SPEED CLASS
OF SERVICE ENABLED LINE CARD




FIG. 10

CIS0016CIUS
Bruce Wilford
ARCHITECTURE FOR HIGH SPEED CLASS
OF SERVICE ENABLED LINE CARD








FIG. 11







CIS0016CIUS Bruce Wilford ARCHITECTURE FOR HIGH SPEED CLASS OF SERVICE ENABLED LINE CARD



200ns: 4 bursts of 4 write: 80ns, 4 bursts of 4 read: 80ns, turnaround: 40ns

CIS0016CIUS
Bruce Wilford
ARCHITECTURE FOR HIGH SPEED CLASS
OF SERVICE ENABLED LINE CARD





FIG. 16A









FIG. 17

CIS0016CIUS
Bruce Wilford
ARCHITECTURE FOR HIGH SPEED CLASS
OF SERVICE ENABLED LINE CARD








CIS0016C1US
Bruce Wilford
ARCHITECTURE FOR HIGH SPEED CLASS
OF SERVICE ENABLED LINE CARD

21/31

Send 8 DRAM bank read Controller slots. Dequeue up to 512 bytes for slot's "current" Read Request. If Fair Mode select current Read Requests alternately from hi channel queues. I Low Delay Mode among non-empt only select low priority Requests pending in any channel. no high priority requests are and low priority Round robin Hi Priority Channel 18 Queue Lo Priority Channel 18 Queue Lo Priority Channel 0 Queue Lo Priority Channel 1 Queue Lo Priority Channel 2 Queue Hi Priority Channel 0 Queue Hi Priority Channel 1 Queue Hi Priority Channel 2 Queue Channel Queues (8 Deep)

FIG. 21



CIS0016CIUS
Bruce Wilford
ARCHITECTURE FOR HIGH SPEED CLASS
OF SERVICE ENABLED LINE CARD





FIG. 23

	24/31				
က	∞	514	EoB	_	
2	0	4	Data	0	
7	0	14	Hdr Data Data	_	
2	0	14	후	9	
2	0	14	Data	5	
_	4	307	Data	<del>-</del>	
_	4	307 307	후	0	
_	4	307	Data	_	
~	4	307	Data	9	
<del>-</del>	4	307 307	후	2	
_	4	307	Hdr	4	
<del>-</del>	4	307	Data	က	
0	0	14	Data	4	
0	0	14	Data	က	
0	0	14		2	
0	0	14	Data	<del></del>	
0	0	14	Data	0	
0	0	14 14 14 14 14	Data	_	
0 0 0 0 0	0	14	Data Data Data Hdr	9	
0	0	14	후	2	
Read Cycle	Channel Number	Queue Number:	Data Cells:	DRAM Bank:	

CIS0016CIUS Bruce Wilford ARCHITECTURE FOR HIGH SPEED CLASS OF SERVICE ENABLED LINE CARD



CIS0016C1US
Bruce Wilford
ARCHITECTURE FOR HIGH SPEED CLASS
OF SERVICE ENABLED LINE CARD





FIG. 26

CIS0016CIUS
Bruce Wilford
ARCHITECTURE FOR HIGH SPEED CLASS
OF SERVICE ENABLED LINE CARD



CIS0016C1US
Bruce Wilford
ARCHITECTURE FOR HIGH SPEED CLASS
OF SERVICE ENABLED LINE CARD







FIG. 28

CIS0016CIUS
Bruce Wilford
ARCHITECTURE FOR HIGH SPEED CLASS
OF SERVICE ENABLED LINE CARD





CIS0016C1US
Bruce Wilford
ARCHITECTURE FOR HIGH SPEED CLASS
OF SERVICE ENABLED LINE CARD



CIS0016C1US
Bruce Wilford
ARCHITECTURE FOR HIGH SPEED CLASS
OF SERVICE ENABLED LINE CARD

